View MC74ACT823_262354.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Product Preview
9 Bit Register With 3 State Outputs (Non Inverting)
The MC74AC/ACT823 consists of nine D-type edge-triggered flip-flops. This device has 3-state outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enabled pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flips. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With OE LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. The MC74AC/ACT823 has Clear (CLR) and Clock Enable (EN) pins. These devices are ideal for parity bus interfacing in high performance systems. When CLR is LOW, and OE is LOW, the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions. * 3-State Outputs for Bus Interfacing * Broad Side Pin Configuration * ACT has TTL - Compatible Inputs * High Speed Parallel Positive Edge-Triggered D-Type Flip-Flops * High Performance Bus Interface Buffering for Busses Carrying Parity * Outputs Source/Sink 24 mA Pinout: 24-Lead Packages (Top View)
VCC 24 O0 23 O1 22 O2 21 O3 20 O4 19 O5 18 O6 17 O7 16 O8 15 EN 14 CP 13
MC74AC823 MC74ACT823
9-BIT REGISTER WITH 3-STATE OUTPUTS
24 1
N SUFFIX CASE 724-03 PLASTIC PACKAGE
DW SUFFIX CASE 751E-04 SOIC PACKAGE
PIN NAMES
D0 - D8 O0 - O8 OE EN CLR CP Outputs Operating Mode OE CLR EN CP Dn Q O Data Inputs Data Outputs Output Enable Clock Enable Clear Clock Input
1 OE1
2 D0
3 D1
4 D2
5 D3
6 D4
7 D5
8 D6
9 D7
10 D8
11 CLR
12 GND
FUNCTION TABLE
Inputs Internal
H H H L H L H H L L
X X L L H H H H H H
L L X X H H L L L L
X X X X
L H X X X X L H L H
L H L L NC NC L H L H
Z Z Z L Z NC Z Z L H
High Z High Z Clear Clear Hold Hold Load Load Load Load
H = HIGH Voltage Level; L = LOW Voltage Level; X = Immaterial; Z = High Impedance State; = LOW-to-High Transition; NC = No Change This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
FACT DATA 5-1
MC74AC823 MC74ACT823
LOGIC SYMBOL
O0 O1 O2 O3 O4 O5 O6 O7 O8
CLR OE CP EN
D0
D1
D2
D3
D4
D5
D6
D7
D8
LOGIC DIAGRAM
EN
CP D0 CP D Q CLR CLR D Q CLR D1 CP D Q CLR D2 CP D Q CLR D3 CP D Q CLR D4 CP D Q CLR D5 CP D Q CLR D6 CP D Q CLR D7 CP D Q CLR D8 CP
OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8
FACT DATA 5-2
MC74AC823 MC74ACT823
MAXIMUM RATINGS*
Symbol VCC Vin VO Iin Iout ICC Tstg Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Sink/Source Current, per Pin DC VCC or GND Current per Output Pin Storage Temperature Range Value -0.5 to +7.0 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 20 50 50 -65 to +150 Units V V V mA mA mA C
* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.
RECOMMENDED OPERATING CONDITIONS
Symbol VCC Vin t/ v Supply Voltage DC Input Voltage, Output Voltage (Ref. to GND) VCC @ 3.0 V Input Rise and Fall Time (Note 1) AC Devices except Schmitt Inputs VCC @ 4.5 V VCC @ 5.5 V tr, tf TJ TA IOH IOL Input Rise and Fall Time (Note 2) ACT Devices except Schmitt Inputs Junction Temperature (PDIP) Operating Ambient Temperature Range Output Current -- HIGH Output Current -- LOW -40 25 VCC @ 4.5 V VCC @ 5.5 V Parameter AC ACT Min 2.0 4.5 0 150 40 25 10 ns/V 8.0 140 85 -24 24 C C mA mA ns/V Typ 5.0 5.0 Min 6.0 5.5 VCC V Unit V
1. Vin from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
FACT DATA 5-3
MC74AC823 MC74ACT823
DC CHARACTERISTICS
74AC Symbol Parameter VCC (V) TA = +25C Typ VIH Minimum High Level Input Voltage 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 VOL Maximum Low Level Output Voltage 3.0 4.5 5.5 3.0 4.5 5.5 IIN IOZ Maximum Input Leakage Current Maximum 3-State Current 5.5 0.002 0.001 0.001 1.5 2.25 2.75 1.5 2.25 2.75 2.99 4.49 5.49 74AC TA = -40C to +85C Unit Conditions
Guaranteed Limits 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 2.56 3.86 4.86 0.1 0.1 0.1 0.36 0.36 0.36 0.1 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 2.46 3.76 4.76 0.1 0.1 0.1 0.44 0.44 0.44 1.0 V VOUT = 0.1 V or VCC - 0.1 V VOUT = 0.1 V or VCC - 0.1 V IOUT = - 50 A V *VIN = VIL or VIH - 12 mA IOH - 24 mA - 24 mA IOUT = 50 A V *VIN = VIL or VIH 12 mA IOH 24 mA 24 mA VI = VCC, GND VI (OE) = VIL, VIH VI = VCC, GND VO = VCC, GND VOLD = 1.65 V Max VOHD = 3.85 V Min VIN = VCC or GND
VIL
Maximum Low Level Input Voltage
V
VOH
Minimum High Level Output Voltage
V
V
A
5.5 5.5 5.5 5.5
0.5
5.0 75 -75
A mA mA A
IOLD IOHD ICC
Minimum Dynamic Output Current Maximum Quiescent Supply Current
8.0
80
* All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one input loaded at a time. Note: IIN and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.
FACT DATA 5-4
MC74AC823 MC74ACT823
AC CHARACTERISTICS
74AC Symbol Parameter VCC* (V) Min fmax tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ Maximum Clock Frequency Propagation Delay CP to Qn Propagation Delay CP to Qn Propagation Delay CLR to On Output Enable Time OE to On Output Enable Time OE to On Output Disable Time OE to On Output Disable Time OE to On 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 TA = +25C CL = 50 pF Typ Max 74AC TA = -40C to +85C CL = 50 pF Min Max MHz ns ns ns ns ns ns ns Unit Fig. No.
* Voltage Range 3.3 V is 3.3 V 0.3 V. Voltage Range 5.0 V is 5.0 V 0.5 V.
AC OPERATING REQUIREMENTS
74AC Symbol Parameter VCC* (V) Typ ts th ts th tw tw trec Set-up Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Set-up Time, HIGH or LOW EN to CP Hold Time, HIGH or LOW EN to CP CP Pulse Width HIGH or LOW CLR Pulse Width, LOW CLR to CP Recovery Time 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 TA = +25C CL = 50 pF 74AC TA = -40C to +85C CL = 50 pF Unit Fig. No.
Guaranteed Minimum ns ns ns ns ns ns ns
* Voltage Range 3.3 V is 3.3 V 0.3 V. Voltage Range 5.0 V is 5.0 V 0.5 V.
FACT DATA 5-5
MC74AC823 MC74ACT823
DC CHARACTERISTICS
74ACT Symbol Parameter VCC (V) TA = +25C Typ VIH VIL VOH Minimum High Level Input Voltage Maximum Low Level Input Voltage Minimum High Level Output Voltage 4.5 5.5 4.5 5.5 4.5 5.5 4.5 5.5 VOL Maximum Low Level Output Voltage 4.5 5.5 4.5 5.5 IIN IOZ Maximum Input Leakage Current Maximum 3-State Current 5.5 0.001 0.001 1.5 1.5 1.5 1.5 4.49 5.49 74ACT TA = -40C to +85C Unit Conditions
Guaranteed Limits 2.0 2.0 0.8 0.8 4.4 5.4 3.86 4.86 0.1 0.1 0.36 0.36 0.1 2.0 2.0 0.8 0.8 4.4 5.4 3.76 4.76 0.1 0.1 0.44 0.44 1.0 V V V VOUT = 0.1 V or VCC - 0.1 V VOUT = 0.1 V or VCC - 0.1 V IOUT = - 50 A *VIN = VIL or VIH - 24 mA IOH - 24 mA IOUT = 50 A *VIN = VIL or VIH 24 mA IOH 24 mA VI = VCC, GND VI (OE) = VIL, VIH VI = VCC, GND VO = VCC, GND
V
V
V
A
5.5 5.5 5.5 5.5 5.5 0.6
0.5
5.0 1.5 75 -75
A
ICCT IOLD IOHD ICC
Additional Max. ICC/Input Minimum Dynamic Output Current Maximum Quiescent Supply Current
mA mA A
VOLD = 1.65 V Max VOHD = 3.85 V Min VIN = VCC or GND
8.0
80
* All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one input loaded at a time.
FACT DATA 5-6
MC74AC823 MC74ACT823
AC CHARACTERISTICS (For Figures and Waveforms -- See Section 3)
74ACT Symbol Parameter VCC* (V) Min fmax tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ Maximum Clock Frequency Propagation Delay CP to Qn Propagation Delay CP to Qn Propagation Delay CLR to On Output Enable Time OE to On Output Enable Time OE to On Output Disable Time OE to On Output Disable Time OE to On 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 120 1.5 2.0 2.5 1.5 2.0 1.5 1.5 TA = +25C CL = 50 pF Typ 158 5.5 5.5 8.0 6.0 6.5 6.5 6.0 9.5 9.5 13.5 10.5 11.0 11.0 10.5 Max 74ACT TA = -40C to +85C CL = 50 pF Min 109 1.5 1.5 2.0 1.5 1.5 1.5 1.5 10.5 10.5 15.5 11.5 12.0 12.0 11.5 Max MHz ns ns ns ns ns ns ns Unit Fig. No.
* Voltage Range 5.0 V is 5.0 V 0.5 V.
AC OPERATING REQUIREMENTS
74ACT Symbol Parameter VCC* (V) Typ ts th ts th tw tw trec Set-up Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Set-up Time, HIGH or LOW EN to CP Hold Time, HIGH or LOW EN to CP CP Pulse Width, HIGH or LOW CLR Pulse Width, LOW CLR to CP Recovery TIme 5.0 5.0 5.0 5.0 5.0 5.0 5.0 0.5 0 0 0 2.5 3.0 1.5 TA = +25C CL = 50 pF 74ACT TA = -40C to +85C CL = 50 pF Unit Fig. No.
Guaranteed Minimum 2.5 2.5 2.0 1.0 4.5 5.5 3.5 2.5 2.5 2.5 1.0 5.5 5.5 4.0 ns ns ns ns ns ns ns
* Voltage Range 5.0 V is 5.0 V 0.5 V.
CAPACITANCE
Symbol CIN CPD Input Capacitance Power Dissipation Capacitance Parameter Value Typ 4.5 44.0 Unit pF pF Test Conditions VCC = 5.0 V VCC = 5.0 V
FACT DATA 5-7
MC74AC823 MC74ACT823
OUTLINE DIMENSIONS
N SUFFIX PLASTIC DIP PACKAGE CASE 724-03 ISSUE D
13
-A-
24 1
-B-
12
NOTES: 1. CHAMFERED CONTOUR OPTIONAL. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 4. CONTROLLING DIMENSION: INCH. DIM A B C D E F G J K L M N INCHES MIN MAX 1.230 1.265 0.250 0.270 0.145 0.175 0.015 0.020 0.050 BSC 0.040 0.060 0.100 BSC 0.007 0.012 0.110 0.140 0.300 BSC 0_ 15_ 0.020 0.040 MILLIMETERS MIN MAX 31.25 32.13 6.35 6.85 3.69 4.44 0.38 0.51 1.27 BSC 1.02 1.52 2.54 BSC 0.18 0.30 2.80 3.55 7.62 BSC 0_ 15_ 0.51 1.01
C -T-
SEATING PLANE
L
K E G F D
24 PL
NOTE 1
N J
24 PL
M
0.25 (0.010)
M
M
TB
M
0.25 (0.010)
TA
M
-A-
24 13
DW SUFFIX PLASTIC SOIC PACKAGE CASE 751E-04 ISSUE E
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 15.25 15.54 7.40 7.60 2.35 2.65 0.35 0.49 0.41 0.90 1.27 BSC 0.23 0.32 0.13 0.29 0_ 8_ 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.601 0.612 0.292 0.299 0.093 0.104 0.014 0.019 0.016 0.035 0.050 BSC 0.009 0.013 0.005 0.011 0_ 8_ 0.395 0.415 0.010 0.029
-B-
12X
P 0.010 (0.25)
M
B
M
1
12
24X
D 0.010 (0.25)
M
J TA
S
B
S
F R C -T-
SEATING PLANE X 45 _
M
22X
G
K
DIM A B C D F G J K M P R
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
FACT DATA 5-8
*MC74AC823/D*
MC74AC823/D

▲Up To Search▲

Price & Availability of MC74ACT823

	To Download MC74ACT823 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .